What is the best way

User Generated

Anlrsny3wzv

Other

Description

I need someone to help me with this project and he must have Electric VLSI software in order to do this.

Unformatted Attachment Preview

CMOS Transistor Layout of a small FPGA with the MOSIS CMOS Technology LITNET DEL Fig. 1 a typical logic cell of an FPGA Task 1 (15 pt.): Create schematic and layout cell for one logic cell using L = 62 and W = 12 2 for both NMOS and PMOS transistors Task 2 (15 pt.): Create schematic and layout of a small FPGA with eight logic cells. Task 3 (15 pt.): Run DRC and fix all errors Task 4 (5 pt.): Estimate the area of the small FPGA with a = 60 nm. How many FPGA chips can be manufactured from a 400 mm diameter silicon wafer? Materials for submission: 1. 2 pages of typed report to describe your design Submit project report and library file through Blackboard 2.
Purchase answer to see full attachment
User generated content is uploaded by users for the purposes of learning and should be used following Studypool's honor code & terms of service.

Explanation & Answer

Hi, here is your design made from the electric VLSI and the report :)

1

Design Report
Logic Cell (Small FPGA)
Name
Affiliation
Date

2

The design that I made through the application of Electric VLSI has eight logic cells.
This is schematic design where I set 6饾渾 for the length and 12饾渾 for the width of both pMos and
nMos. The specification would specified lambda to be 300 nanometers or 0.3 microns which
means that using a point 6 micron process will always make sure that the process of my
technology type is mach moss. The basic c...


Anonymous
Goes above and beyond expectations!

Studypool
4.7
Indeed
4.5
Sitejabber
4.4

Related Tags