COMP 30002 Middle East College Computer Architecture & Methods Worksheet

User Generated

mnxv43

Computer Science

COMP 30002

middle east college

COMP

Description

(Code: A87/date19/6/2020 )

)

Which subject: Computer Architecture(computing and information systems )

If there is any program to use ://

Calculations or thury: (calculations)(diagram)and thury

How many words: Around (1500-2000

Unformatted Attachment Preview

Computer Architecture (COMP 30002) –Spring - 20 – CW2 (Assignment) – QP IN SEMESTER (INDIVIDUAL) ASSIGNMENT 2 Module Code: COMP 30002 Level: 3 Module Name: Computer Architecture Max. Marks: 100 Instructions to Student  Answer all questions.  Deadline of submission: 02/07/2020 23:59  The marks received on the assignment will be scaled down to the actual weightage of the assignment which is 50 marks  Formative feedback on the complete assignment draft will be provided if the draft is submitted at least 10 days before the final submission date.  Feedback after final evaluation will be provided by 09/07/2020 Module Learning Outcomes The following LOs are achieved by the student by completing the assignment successfully  Analyze an awareness of specialized architectures which offer high performance for particular applications areas. (LO 3)  Develop independent learning skills and be able to learn more about different computer architectures and hardware. (LO 4) Assignment Objective The aim of this assessment is to assess student’s awareness on different types of pipeline coflicts and how to resolve each type of conflicts. Also to assess student’s knowledge on different computer architectures and hardware. Assignment Tasks MEC_AMO_TEM_034_01 Page 1 of 10 Computer Architecture (COMP 30002) –Spring - 20 – CW2 (Assignment) – QP 1. Consider the following pipeline, each segment in the pipeline is represented by Sk and performs some operation (Opcode operand1, operand2, operand3) at given time Tk. a. Discuss by giving reasons the type of conflict which will be occurring, if following are the details about the given pipeline. Discuss ways to avoid/resolve the conflict in the pipeline. S1: T8: ADD R1, A, D S2: T8: MUL R5, R1, B S3: T8: DIV R6, R5, C (10 Marks) b. Discuss by giving reasons the type of conflict which will be occurring, if following are the details about the given pipeline. Discuss ways to avoid/resolve the conflict in the pipeline. S1: T3: DIV R5, X, Y S2: T5: MUL R6, R5, Z S3: T7 SUB R7, R6, W (10 Marks) c. Discuss by giving reasons the type of conflict which will be occurring, if following are the details about the given pipeline. Discuss ways to avoid/resolve the conflict in the pipeline. S1: T4: JUMP 110 S2: T4: BRANCH 101 S3: T4: CALL 010 MEC_AMO_TEM_034_01 (10 Marks) Page 2 of 10 Computer Architecture (COMP 30002) –Spring - 20 – CW2 (Assignment) – QP 2. Consider any five I/O devices of your choice. Based on the type of I/O device, assign some suitable priority to each I/O device considered. Each I/O device can raise interrupt for the CPU at any time for doing Input/Ouput. Discuss in detail with a suitable diagram how priority interrupt can be managed between choosen I/O devices and CPU when using following methods: a. Daisy-chaining priority interrupt b. Polling (10 + 10 = 20 Marks) (5 + 5 = 10 Marks) c. Give your reflection on advantages and disadvateges of using daisy-chaining priority interrupt and polling for managing priority interrupt. (5 Marks) 3. Consider the following diagram showing transfer of data among CPU, Main Memory and Cache. a. Discuss with a suitable diagram how data can be transferred between main memory and cache memory given in diagram above, when using following methods: i. Direct mappping (8 + 7 = 15 Marks) ii. Set-Associative mapping (5 + 5 = 10 Marks) b. Discuss in detail the performance obtained when CPU performs total of 3,450,000 memory references. 1,200,000 of which are miss in cache and 900,000 of which are hit in main memory. MEC_AMO_TEM_034_01 (10 Marks) Page 3 of 10 Computer Architecture (COMP 30002) –Spring - 20 – CW2 (Assignment) – QP Rules & Regulations:      All resources should be cited using CU Harvard style. The final assignment must have a Title page, Table of Contents, References/ bibliography using CU Harvard Style and page numbers. Title Page must have Assignment Name, Module name, Session, your name, ID, and the name of the faculty. Softcopy in word format is to be submitted through Turnitin link on Moodle. Viva will be conducted after the assignment submission as per the dates informed earlier. Guidelines:  Assignment must be computer typed.  Font - Times New Roman  Font – Style - Regular  Font - Size - 12  Heading should be with Font Size 14, Bold, Capital and Underline.  Explain with suitable diagrams wherever required. Diagrams must be drawn using suitable software or by pencil. Each student has to do the assignment individually / Students have to do the assignment collaboratively and each student should write a brief reflection on their contribution and learnings from group work. You can refer books in e Library or use internet resource. But you should not cut and paste material from internet nor provide photocopied material from books. The assignment answers should be in your own words after understanding the matter from the above resources.   Important Policies to be followed 1. Student Academic Integrity Policy*: MEC upholds the spirit of academic integrity in all forms of academic work and any form of violation of academic integrity shall invite severe penalty. Any benefit obtained by indulging in the act of violation of academic integrity shall be cancelled. All cases of violation of academic integrity on the part of the student shall fall under any of the below mentioned categories: 1. Plagiarism 2. Malpractice 3. Ghost Writing 4. Collusion MEC_AMO_TEM_034_01 Page 4 of 10 Computer Architecture (COMP 30002) –Spring - 20 – CW2 (Assignment) – QP 5. Other cases If the student fails a module and has a proven case of academic integrity violation in this module, the student is required to re-register the module. This is applicable to first and second offenders of plagiarism. 1. Plagiarism A. First offence of plagiarism I. If a student is caught first time in an act of plagiarism during his/her course of study in any assignment other than project work, the student will be allowed to re-submit the assignment once, within a maximum period of one week. However, a penalty of deduction of 25% of the marks obtained for the resubmitted work will be imposed. II. Period of re-submission: The student will have to re-submit the work one week from the date he or she is advised to re-submit. III. If the re-submitted work is also found to be plagiarized, then that assessment will be awarded a zero mark. Re-submission of the work beyond the maximum period of one week will not be accepted and the assessment will be awarded a zero mark. B. Second offence of plagiarism If any student is caught second time in an act of plagiarism during his/her course of study (in a subsequent semester), the student will directly be awarded zero for the work in which plagiarism is detected. In such cases, the student will not be allowed to resubmit the work. A warning of suspension shall be issued, and student has to sign an undertaking and undergo counselling session in such cases. 2. Malpractice/Ghostwriting/Collusion A. First offence of Malpractice/Ghostwriting/Collusion If a student is caught in an act of Malpractice/Ghostwriting/Collusion for an assessment component irrespective of coursework or end semester, the student shall fail the module and shall be required to re-register the module B. Second Offence of Malpractice/Ghostwriting/Collusion If a student is caught a second time in an act of Malpractice/Ghostwriting/Collusion for an assessment component irrespective of coursework or end semester, the student shall fail the module. A warning of suspension shall be issued, and student has to sign an undertaking and undergo counselling session in such cases. 3. Third Offence of Academic Integrity Violation If a student is caught a third time in an act of Academic Integrity Violation for an assessment component irrespective of coursework or end semester (in a subsequent semester), the student shall fail the module and also shall be suspended for one semester from the College, as MEC_AMO_TEM_034_01 Page 5 of 10 Computer Architecture (COMP 30002) –Spring - 20 – CW2 (Assignment) – QP recommended by institutional level academic committee, Chaired by the Associate Dean, Academic Affairs. 4. Fourth Offence of Academic Integrity Violation: If a student is caught a fourth time in an act of Academic Integrity Violation for an assessment component irrespective of coursework or end semester (in a subsequent semester), the student shall fail the module and also shall be expelled from the College, as recommended by institutional level academic committee, Chaired by the Associate Dean, Academic Affairs. 5. Other cases If a student commits an act of academic integrity violation as per the definition of “other cases” mentioned in the previous section or of a different nature, student’s case shall be forwarded to an institutional level academic committee, Chaired by the Associate Dean, Academic Affairs. The committee shall investigate the case by means of a viva and/or a disciplinary hearing and shall take appropriate decision. The penalty that can be granted to a proven case of academic integrity violation which falls in this category of “other cases” can be a warning/component zero/ module fail/suspension/expulsion depending on the nature and gravity of the offence. 6. Types/Variations of Cases: I. II. III. IV. If plagiarism is detected in any component of one assessment, the deduction in marks will be applicable for the whole assessment, even if only the component or part submission alone needs to be resubmitted. If plagiarism is detected in a group assessment, all students of the group will be considered as having committed an act of plagiarism and the policy will then be applied to all students If plagiarism is detected in any component of a group assessment, the deduction in marks will be applicable for the whole assessment even if only the component or part submission alone needs to be resubmitted. All students of the group would be considered as having committed an act of plagiarism and the policy will then be applied to all the students of the group. If the assessment consists of components or part submissions that could be a group assessment component (e.g. group assignment) and an individual assessment component (e.g. individual reflection), the following will be applicable: a. If plagiarism is detected in the group assessment component, all students of the group will be considered as having committed an act of plagiarism, The policy will then be applied to all students of the group. Group assessment component will be resubmitted as per the policy. b. If plagiarism is detected in the individual assessment component, the individual assessment component will be resubmitted and the policy will then be applied to that student alone. c. For both (a) and/or (b), the deduction in marks will be applicable for the whole assessment. MEC_AMO_TEM_034_01 Page 6 of 10 Computer Architecture (COMP 30002) –Spring - 20 – CW2 (Assignment) – QP * for further details Refer to MEC Student Academic Integrity Policy in Student Handbook. 2. Late Submission Regulations: It is the students’ responsibility to check all relevant timelines related to assessments. As per the Assessment Policy at MEC, late submissions are allowed for one week (5 working days) for all UG modules with a penalty. In such cases, a deduction of 5% of the marks obtained for the submitted work shall be imposed for each working day following the last date of submission till the date of actual submission. Assessment documents submitted beyond a period of one week (5 working days) after the last date of submission will not be accepted and will be awarded a zero for that assessment. In cases where the submission has been delayed due to extenuating circumstances, the student may be permitted to submit the work without imposing the late submission policy stated above. The extended period of submission will be one week from the original last date of submission. In such cases, the student is expected to submit the supporting certificates on or before the original last date of submission of the assessment and the decision of extension rests with faculty responsible for the assessment .The late submission policy shall be applied if the student fails to submit the work within one week of the original last date of submission. Students may contact their teachers for clarification on specific details of the submission time if required. 3. Research Ethics and Biosafety Policy To protect and respect the rights, dignity, health, safety, and privacy of research subjects involved including the welfare of animals and the integrity of environment, all student projects are expected to be undertaken as per the MEC Research Ethics and Biosafety Policy. Accordingly the following shall apply.  Research and other enterprise activities shall be conducted by maintaining the high ethical standards consistent with national and international standards and conventions.  Any research at MEC that is categorized as high-risk research shall be subject to review and approval by the Research Ethics and Biosafety Committee.  Research activities involving collection of human or animal tissues and manipulation of microbial, animal or plant cells shall be subject to review and approval by the Research Ethics and Biosafety Committee.  Participants involved in research must be informed about the purpose of research and intended uses of research findings. Written consent must be obtained from people involved prior to the commencement of research.  Data obtained from participants must be treated with high confidence and should be used only for the intended purpose of research. MEC_AMO_TEM_034_01 Page 7 of 10 Computer Architecture (COMP 30002) –Spring - 20 – CW2 (Assignment) – QP Assessment Evaluation Criteria Classification And % Range Outstanding Excellent Very Good Quality Good (Acceptable) Adequate/ Satisfactory Weak /Poor (all learning outcomes not adequately met) Reflection and critical analysis. Highly competent analytical skills and reflective practice, demonstrating personal learning and growth, insight into required professional values and principles and professional development planning. Strong analytical skills and reflective practice used, demonstrating personal learning and growth, insight into required professional values, principles and competencies and professional development planning. Good use of analytical skills and reflective practice demonstrating personal learning and growth, insight into required professional values, principles and competencies and professional development planning. Acceptable use of analytical skills and reflective practice demonstrating personal learning and growth, insight into required professional values, principles and competencies and professional development planning. Adequate use of analytical skills and reflective practice demonstrating personal learning and growth, insight into required professional values, principles and competencies and professional development planning. Little use of analytical skills and reflective practice demonstrating personal learning and growth, insight into required competencies and/or professional development planning. Professional values and principles not reflected in the submission. and/or Insufficient/no use of analytical skills and reflective practice demonstrating personal learning and growth, insight into required competencies and professional development planning MEC_AMO_TEM_034_01 Knowledge and Understanding/ Application of Theory Extensive knowledge and depth of understanding of principles and concepts and /or outstanding application of theory in practice. Evidence of Reading Referencing and Bibliography Presentation, Grammar and Spelling Evidence of reading an extensive range of educational literature/research and where applicable workplace strategies, policies and procedures. Accurate referencing and bibliography correctly using appropriate referencing style Excellent presentation, logically structured, using correct grammar and spelling, excellent crossreferencing and links to supporting evidence Excellent knowledge and understanding of principles and concepts and /or excellent knowledge and understanding of the application of theory in practice Evidence of reading a wide range of educational literature/research and where applicable, workplace strategies, policies and procedures. Appropriate referencing and bibliography correctly using appropriate referencing style Good presentation, competently structured, using correct grammar and spelling, clear and easy to use links to supporting evidence Good knowledge or key principles and concepts and/or good knowledge of the application of theory in practice Evidence of reading a good range of educational literature/research and where applicable workplace strategies, policies and procedures. Generally well referenced with correct use of the appropriate referencing style Reasonable presentation, completely structured, acceptable grammar and spelling, acceptable links to supporting evidence Acceptable knowledge of key principles and concepts and/or knowledge of the application of theory in practice Evidence of reading an appropriate range of educational literature/research and where applicable, relevant workplace policies and procedures Adequate referencing. Generally accurate use of appropriate referencing style Adequate presentation and structure, acceptable grammar and spelling, adequate links to supporting evidence Adequate knowledge of key principles and concepts and/or satisfactory evidence of the application of theory in practice. Evidence of minimal reading of educational literature/research and where applicable relevant workplace policies and procedures Adequate referencing. Appropriate referencing style used but may contain some inaccuracies. Weak presentation , satisfactory structure, grammar and spelling, links to supporting evidence Little evidence of knowledge of key principles or concepts and/or little evidence of the application of theory in practice Little or no evidence of reading outside of the course textbook and/or reference to relevant work place policies and procedures Little or no referencing, incorrect style, or very inaccurate use of appropriate referencing style Poor presentation, grammar and spelling, links to supporting evidence and/or and/or No evidence of knowledge of key principles or concepts and/or no evidence of application of theory in practice No evidence of reading outside of the course textbook and/or reference to relevant workplace policies and procedures and/or Unacceptable presentation, grammar and spelling, structure is very poor, links to supporting evidence Page 8 of 10 Computer Architecture (COMP 30002) –Spring - 20 – CW2 (Assignment) – QP Assessment Sheet –Assignment Analysis (Computer Architecture COMP 30002) Student Name: Student Id: Session: Semester: Spring 20 Deliverables Task 1 a Task 1 b Task 1 c Deliverables Task 2 a Deliverables Task 2 b Deliverables Task 2 c Deliverables Task 3 a i Deliverables Task 3 a ii 0 1-3 4-7 8-10 Only Discussion Not discussion with proper attempted without giving reasons reason Discussion proper reason given along with a method to solve conflict Only Discussion Not discussion with proper attempted without giving reasons reason Discussion proper reason given along with a method to solve conflict Only Discussion Not discussion with proper attempted without giving reasons reason Discussion proper reason given along with a method to solve conflict 0 1-7 8-15 16 -20 Marks Marks Generic diagram Specific without diagram with Not identifying wrong priorities Specific diagram with correct priority assigned to devices and complete attempted specific considered with description devices and incomplete corresponding description priority 0 1-3 4-7 8 -10 Marks Generic diagram Specific without diagram with Not identifying wrong priorities Specific diagram with correct priority assigned to devices and complete attempted specific considered with description devices and incomplete corresponding description priority 0 1-4 5 Not attempted Incomplete reflection on advantages and disadvantages Complete reflection on advantages and disadvantages 0 1-5 Only generic Not diagram with attempted no description 0 1-5 Only generic Not diagram with attempted no description Marks 6-12 13-15 Specific diagram with incomplete description Specific diagram with correct and complete description 6-8 9-10 Specific diagram with incomplete description Specific diagram with correct and complete description Deliverables 0 1-3 4-8 9-10 Task 3 b Not attempted No discussion No discussion of Correct discussion on performance and correct calculations MEC_AMO_TEM_034_01 Marks Marks Marks Page 9 of 10 Computer Architecture (COMP 30002) –Spring - 20 – CW2 (Assignment) – QP on performance, performance, but with mistakes in correct calculations calculations Task Details Max Marks Task-1 a 10 Task-1 b 10 Task- 1 c 10 Task- 2 a 20 Task- 2 b 10 Task- 2 c 5 Task- 3 a i 15 Task- 3 a ii 10 Task 3 b 10 Obtained Marks Total Marks Penalty Final Marks Remarks: Signature of evaluator: MEC_AMO_TEM_034_01 Page 10 of 10
Purchase answer to see full attachment
User generated content is uploaded by users for the purposes of learning and should be used following Studypool's honor code & terms of service.

Explanation & Answer

Attached.

Running head: COMPUTER ARCHECTURE

Computer architecture
Student
Institution affiliation

1

COMPUTER ARCHECTURE

2

QUESTION 1
a) The following instruction is to be used ;
S1: T8, ADD r1, a1, d … (1)
S2: T8, MULT, r5, r1, b… (2)
S3: T8, div r6, r5, c……. (3)
There is a conflict that is experienced between raw executions, particularly between read and
writes from equation 1 to equation 2. This is because the r1 in equation 2 should be executed
after the write of r1 in equation 1.
Another read conflict is observed from equation 1 to equation 3, whereby the read of r5 should
come after the execution of write of r5. Thus, to find a solution towards these challenges of
(read after write), it is required that we utilize the register renaming to some degree combined
with some algorithms.
b) The following instructions bare used;
S1:T3, DIV r5,x,y …..(4)
S2: T5, MULT r6,r5,z….(5)
S3: T7, SUB, r7,r6, w……(6)
From the equations above, we can observe two raw dependency characteristics that are from
equation 4 to 5 and 5 to 6. This conflict is solved by the combination of algorithms and the use of
register renaming to some degree (Culler, Singh, & Gupta , 1999).

c)
QUESTION 2

COMPUTER ARCHECTURE

3

a) Daisy is an approach that is used for the implementation of hardware, which aims at
resolving the priority conflicts when faced with a lot of devices in one setting. Is can be
shown by the following diagram below
Processor data bus
Keyboard

Hard disk
Interrupt
acknowledgem
ent

Process data bus

Mouse

Printer

Display
CPU

The components in the process above; each is connected to the process data bus by the
VAD. All the devices are integrated to make a request from the CPU, which gives back
an acknowledgment interrupt notification.
When using the chain daisy hardware, we observe a connection of 5devices in the
structure. The devices are usually connected to a central interrupt requesting line, which
is, in turn, connected to the INT pin found at the CPU. Any device has the ability to
request an interrupt by utilizing a low signal.
When a request has been received in the device, the CPU carries role of sending an
acknowledgment signal that linked its device. The device is given the highest priority. In
this case, the keyboard is assigned the highest degree of priority.
In a scenario where the device receives an interrupt request (the device that is used to
request for the interrupt is identified/detected by observing an active status at the PO line
). In a normal setting, the PO and PI are set in default modes of 1. When a request is
executed from the interrupt device, PI=1, and PO=0, device is expected to send a vector
address to the interrupt service device with its routine is stored. The request will be put
on the data bus, and the CPU will process the request by the execution of the interrupt
service routine.
The PO remains at default 1 in the case where the keyboard is not given the priority of
a requesting device. This is equivalent when having the interrupt acknowledgment from
the CPU, which is given to the next priority that is a bit lower. Therefore, given that any
device has a PO of 0 and is used for the interrupt service request, the corresponding
interrupt service routine will be processed (Hennessy, & Patterson, 2011).

COMPUTER ARCHECTURE

4

b) Polling is a software that is used for the implementation of solving the conflicts. That is
experienced when having many devices at a go. In this approach, the software will cross-check
all devices to identify which needs to be given priority over the other. When it identifies a high
priority device among the many devices, the request for the interrupt starts with a corresponding
execution of the ISR routine. When the process above is done, it goes for the device with a lower
priority from the one used before and repeats the whole process by keeping in mind that the
interrupt request can be identified at any given time (Hayes, 2002).
c) Time should be given a priority: The daisy-chaining method is active only when an
interrupt request is given during the polling. The routine will then continuously monitor the
status of the PO line of all the devices for any case of an interrupt that can occur during the
process. The whole process is then given a corresponding time for completion of the routine.
Thus, the polling process proves to be very time consuming since the processor takes
unnecessarily tome in the infinite polling.
The cost of implementing the daisy chain method: The process required a lot of devices,
particularly hardware that is costly to acquire and implement. On the contrary, it is less costly
when implementing the polling method. This gives the polling method an edge over the daisy
method (Hwang, & Jotwani, 2016).
QUESTION 3
a)
Option 0 (cache memory) Option 1

main memory

CPU

The process starts with the CPU which sends data to the cache memory for temporary storage,
and the data is then finally sent to the main memory after the final process has been done
Direct mapping

COMPUTER ARCHECTURE

5

In direct mapping, the individual blocks are assigned unique addresses for easy identification.
Data is transferred from the cache memory to the main memory by avoiding the vicinity of a
given sequential order. The transfer of data is dependent on the location of data at the cache
memory and its previous location over the current one. A single bock of memory is assigned a
particular time. Then an address time is divided into two categories of an index and tag fields.
The tag is stored in the cache memory while the index field is store in the main memory. The
performance produced in the direct mapping of data is directly linked with the hit ratio.
From the case study, we make an assumption that the block size instead of words which leads us
to the following computations;
Total block size =32bits
Main memory size is 512k* 32bits
Which is 512*4bytes
=2mb
Cache size 4096*32bits
Which are 4096*4 bytes?
The number of lines in the cache memory is 4096=212lines
The number of bits requested in the memory address =log (512k)
=10bits
Number of bits required in the cache block is given by
Cache block=log (block size)
Log (4bytes)
=2bits
Thus in the direct mapping, it can be represented as follows

COMPUTER ARCHECTURE
Tag field
5

6
Index field
12

Block offset
2

Set-associative
Data is transferred in a given portion rather...


Anonymous
Excellent resource! Really helped me get the gist of things.

Studypool
4.7
Trustpilot
4.5
Sitejabber
4.4

Related Tags