Time remaining:
ALU, cache hierarchy

label Engineering
account_circle Unassigned
schedule 0 Hours
account_balance_wallet $5

Oct 19th, 2017

a)MIPS load and store instructions are the only ones that can directly access memory hence the answer is no.

b)Cache memory since its located directly above the processor chip with three levels L1,L2 and L3 cache having increasing speeds.

The L1 cache is the fastest and uses SRAM i.e. static RAM technology.

Dec 19th, 2014

Studypool's Notebank makes it easy to buy and sell old notes, study guides, reviews, etc.
Click to visit
The Notebank
...
Oct 19th, 2017
...
Oct 19th, 2017
Oct 20th, 2017
check_circle
Mark as Final Answer
check_circle
Unmark as Final Answer
check_circle
Final Answer

Secure Information

Content will be erased after question is completed.

check_circle
Final Answer