Access over 20 million homework & study documents

Pipelined Processor Design

Content type
User Generated
Subject
Computer Systems
School
Grossmont Cuyamaca Community College District
Type
Homework
Rating
Showing Page:
1/36
1
Pipelined Processor Design and Simulation
Name
Course
Instructor
Due Date

Sign up to view the full document!

lock_open Sign Up
Showing Page:
2/36
2
Pipelined Processor Design and Simulation
The Central Processor - Control and Dataflow
Designed an ALU based on (a) building blocks such as multiplexers for selecting an operation to produce ALU
output, (b) carry lookahead adders to reduce the complexity and (in practice) the critical pathlength of arithmetic
operations, and (c) components such as coprocessors to perform costly operations such as floating-point arithmetic. We
also showed that computer arithmetic suffers from errors due to fintie precision, lack of associativity, and limitations of
protocols such as the IEEE 754 floating point standard.
In the figure below, the typical organization of a modern von Neumann processor is illustrated. Note that the CPU,
memory subsystem, and I/O subsystem are connected by address, data, and control buses. The fact that these are parallel
buses is denoted by the slash through each line that signifies a bus.

Sign up to view the full document!

lock_open Sign Up
Showing Page:
3/36

Sign up to view the full document!

lock_open Sign Up
End of Preview - Want to read all 36 pages?
Access Now
Unformatted Attachment Preview
1 Pipelined Processor Design and Simulation Name Course Instructor Due Date 2 Pipelined Processor Design and Simulation The Central Processor - Control and Dataflow Designed an ALU based on (a) building blocks such as multiplexers for selecting an operation to produce ALU output, (b) carry lookahead adders to reduce the complexity and (in practice) the critical pathlength of arithmetic operations, and (c) components such as coprocessors to perform costly operations such as floating-point arithmetic. We also showed that computer arithmetic suffers from errors due to fintie precision, lack of associativity, and limitations of protocols such as the IEEE 754 floating point standard. In the figure below, the typical organization of a modern von Neumann processor is illustrated. Note that the CPU, memory subsystem, and I/O subsystem are connected by address, data, and control buses. The fact that these are parallel buses is denoted by the slash through each line that signifies a bus. 3 • Processor (CPU) is the active part of the computer, which does all the work of data manipulation and decision making. • Datapath is the hardware that performs all the required operations, for example, ALU, registers, and internal buses. • Control is the hardware that tells the Datapath what to do, in terms of switching, operation selection, data movement between ALU components, etc. The processor represented by the shaded block in Figure1 above is organized as shown in Figure 2 b ...
Purchase document to see full attachment
User generated content is uploaded by users for the purposes of learning and should be used following Studypool's honor code & terms of service.

Anonymous
Really useful study material!

Studypool
4.7
Trustpilot
4.5
Sitejabber
4.4