computer architecture

timer Asked: Feb 8th, 2015

Question description

Given a memory hierarchy consisting of cache, main memory, and virtual memory implemented on disk, what are the hit and miss rates in the cache and the main memory if the processor executes a total of 1,000,000 memory references, 945,000 of which hit in the cache, and 45,000 of which hit in the main memory?

Studypool has helped 1,244,100 students
flag Report DMCA
Similar Questions
Hot Questions
Related Tags

Brown University

1271 Tutors

California Institute of Technology

2131 Tutors

Carnegie Mellon University

982 Tutors

Columbia University

1256 Tutors

Dartmouth University

2113 Tutors

Emory University

2279 Tutors

Harvard University

599 Tutors

Massachusetts Institute of Technology

2319 Tutors

New York University

1645 Tutors

Notre Dam University

1911 Tutors

Oklahoma University

2122 Tutors

Pennsylvania State University

932 Tutors

Princeton University

1211 Tutors

Stanford University

983 Tutors

University of California

1282 Tutors

Oxford University

123 Tutors

Yale University

2325 Tutors