Here is a computer architecture take home exam. It consists of ten questions

User Generated

ZvxrPbeyrbar

Computer Science

Description

Please do not bid if you are not excellent in computer architecture. This is a take home exam and the grade is really important. If you think you can answer the questions, make a bid. thank you.

Unformatted Attachment Preview

CS 320 Final Exam Take Home Portion Name____________________ April 23, 2018 Please down load this document as a doc file and type your answers below each question. This is not a group project. Do you own work! 1. A hard disk system has a total capacity of 10 GBytes. It uses 1024 tracks/platter, 1024 sectors/track, and 512 bytes/sector. Platters are one sided. What's the minimum number of read heads that are needed on the system? 2. If a cache has a capacity of 64 Kbytes and a line length of 128 bytes, how many sets does the cache have if it is: (Show your work for full credit.) a) 2-way set associative b) 8-way set associative 3. Suppose you have a direct mapped cache with 8-bit words and a physical address that is 20-bits (1 MByte) longIf the tag is 11 bits and each block holds 16 bytes of data how many blocks are in the cache? 4. What is spatial locality and temporal locality as they refer to cache memory systems? 5. Answer questions A and B for the 2-way set associative cache shown below. Main memory consist of just 64 words and cache has only 4 lines with 2 sets per line. The cache uses an LRU replacement algorithm. Two-way Set-Associative Cache Cache Memory Address Set0 Dec Bin Wrd0 Wrd1 Tag0 Wrd0 0 00 A B 000 Q 1 01 E F 000 2A 2 10 2I 2J 111 U 3 11 W X 010 2K xx = Unknown Set1 Wrd1 R 2B V 2L Main Memory Address Data Tag1 010 110 010 111 A. Suppose the system needs to read main memory location 18 (010010). This item (S) is not presently in the cache so the cache must be reloaded. Take set 0 to be the least recently used. Show the contents of the cache after the missing item has been reloaded. Address Set0 Set1 Dec Bin Wrd0 Wrd1 Tag0 Wrd0 Wrd1 Tag1 0 00 1 01 2 10 3 11 B. Assume Part A did not happen and suppose the system needs to read main memory location 6 (000110). This item (G) is not presently in the cache so the cache must be reloaded. Take set 1 to be the least recently used. Show the contents of the cache after the missing item has been reloaded. Address Set0 Set1 Dec Bin Wrd0 Wrd1 Tag0 Wrd0 Wrd1 Tag1 0 00 1 01 2 10 3 11 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 000000 000001 000010 000011 000100 000101 000110 000111 001000 001001 001010 001011 001100 001101 001110 001111 010000 010001 010010 010011 010100 010101 010110 010111 011000 011001 011010 011011 011100 011101 011110 011111 51 52 53 54 55 56 57 58 59 60 61 62 63 110011 110100 110101 110110 110111 111000 111001 111010 111011 111100 111101 111110 111111 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 1A 1B 1C 1D 1E 1F … 1Z 2A 2B 2C 2D 2E 2F 2G 2H 2I 2J 2K 2L 6. The figure below is that of a DRAM chip. Answer the questions listed. A) How many bits are in this chip? B) What is the purpose of the RAS and CAS lines? C) What is the purpose of the OE pin in the top left corner and why do we need it. 7. Answer the questions below about the following figure: A) How big is the Micro-code ROM in words x bits B) What is the purpose of the Instruction decoder? C) Where does the select line come from on the Mux? D) If the clock is running at 1 GHz and the average instruction uses 4 micro-instructions what is the average MIPS rate? 8. Given a DRAM memory chip that is 1M x 1 that is organized into 1024 rows and may be refreshed one row at a time. Every cell in the DRAM must be refreshed at least once every four milliseconds. Assume that the refresh is done on a periodic basis. Answer the following: A) What is the maximum time period between successive refresh requests? B) How long is the refresh address? C) If the read access time is 40 nsec and the time it takes to refresh a single row takes 80nsec what percent of the total time available is taken up by memory refresh cycles? 9. It is very difficult to create a viable multitasking environment on an architecture such as the 8086. The Pentium processor however, does this with ease. Explain what architectural features are important to the operation of a multitasking operating system. List and explain one feature that is critical and a second which may be critical or just convenient. 10. Explain each of the following and give an example of each. Where applicable tell how each might be related to another. High Level Language statement Assembly language mnemonic Machine code Microinstruction Microcode Microoperation
User generated content is uploaded by users for the purposes of learning and should be used following Studypool's honor code & terms of service.

This question has not been answered.

Create a free account to get help with this and any other question!

Similar Content

Related Tags